A Survey of Architectural Techniques For Improving Cache Power Efficiency (Sparsh Mittal) #GPU, #Architecture, #Memory Modern processors are using increasingly larger sized on-chip caches. Also, with each CMOS technology generation, there has been a significant increase in their leakage energy consumption. For this reason, cache power management has become a crucial research issue in modern processor design. To address this challenge and also meet the goals of sustainable computing, researchers have proposed several techniques for improving energy efficiency of cache architectures. This paper surveys recent architectural techniques for improving cache power efficiency and also presents a classification of these techniques based on their characteristics. It presents power management techniques for both CPU caches and GPU caches. For providing an application perspective, this paper also reviews several real-world processor chips that employ cache energy saving techniques. The aim of this survey is to enable engineers and researchers to get insights into the techniques for improving cache power efficiency and motivate them to invent novel solutions for enabling low-power operation of caches. hgpu.org/?p=13370
Posted on: Mon, 19 Jan 2015 20:30:06 +0000